

XIII Seminario de Invierno CAPAP-H, Almería, 1, 2 y 3 de febrero de 2023

CREATOR como herramienta docente para la enseñanza de la programación en ensamblador con RISC V

Félix García Carballeira
felix.garcia@uc3m.es

Material

<https://github.com/fgcarbal/Creator/>



Motivación de Creator didactic and generic assembly programming simulator

- ▶ Simulador didáctico para la enseñanza de la programación en ensamblador
 - ▶ Centrado en los estudiantes y profesores
- ▶ Multiplataforma
 - ▶ Ejecución en web sin servidor (sobremesa, tablets y móviles)
- ▶ Entorno integrado (edición, compilación y simulación de programas)
- ▶ Posibilidad de definir y trabajar con diferentes arquitecturas y lenguajes ensamblador
 - ▶ Características básicas (nº de bits, registros, ...)
 - ▶ Instrucciones
 - ▶ Pseudoinstrucciones
 - ▶ Directivas

Creator desde el punto de vista docente

- ▶ **Facilidades para entender:**
 - ▶ La representación de datos e instrucciones
 - ▶ La diferencia entre instrucciones y pseudoinstrucciones
 - ▶ La carga de un programa en memoria
 - ▶ El flujo de ejecución de un programa en ensamblador conociendo en todo momento la instrucción en curso y la siguiente (útil en bucles)
 - ▶ El convenio de paso de parámetros y uso de pila con alertas cuando no se respeta
 - ▶ El concepto de biblioteca de funciones y su uso

CREATOR

didaCtic and geneRiC assEmbly progrAMming simulaTOR

Access to
CREATOR

CREATOR 3.0 RISC-V-like
didaCtic and geneRiC assEmbly progrAMming simulaTOR

Architecture Assembly Reset Inst. Run Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
	0xc			addi a1 a1 0xfb3
	0x10	li a2 45		addi a2 x0 45
	0x14	jal x1 sam		jal x1 0x2c
	0x18	jal x1 sub		jal x1 0x40
	0x1c	li a7 1		addi a7 x0 1
	0x20	ecall		ecall
	0x24	li a7 10		addi a7 x0 10
	0x28	ecall		ecall
	0x2c	sub	add t1 a0 a1	add t1 a0 a1
	0x30		add t2 a2 a2	add t2 a2 a2
	0x34		add a0 t1 zero	add a0 t1 zero
	0x38		add a1 t2 zero	add a1 t2 zero
	0x3c	jr ra		jalr x0 0 (ra)
	0x40	sub	sub a0 a0 a1	sub a0 a0 a1

Register value representation: Signed Unsigned IEEE 754 Hexadecimal
Register name representation: Name Alias Alt

PC: 52			
zero	ra	sp	gp
tp	t0	t1	t2
s0	s1	a0	a1
a2	a3	a4	a5
a6	a7	s2	s3
s4	s5	s6	s7
s8	s9	s10	s11
t3	t4	t5	t6

Execute assembly programs

Clear Enter

<https://creatorsim.github.io/>



Características

- ▶ Permite describir las características de una arquitectura y su juego de instrucciones
 - ▶ Actualmente: MIPS-32, [RISC-V \(RV32IMFD\)](#)
- ▶ Editar y compilar programas en ensamblador del juego de instrucciones elegido
- ▶ Ejecutar/depurar programas en ensamblador en un mismo entorno
- ▶ Obtener estadísticas sobre los programas ejecutados
- ▶ Ejecución en navegador


Supported Browsers



Contenido: empleo de CREATOR con RISC-V


- ▶ Juego de instrucciones soportado
- ▶ Visión del estudiante:
 - ▶ Características del entorno
 - ▶ Edición y compilación de programas
 - ▶ Ejecución y depuración de programas
 - ▶ Bibliotecas de funciones
 - ▶ Facilidades para entender el empleo de funciones y uso de pila
- ▶ Visión del profesor:
 - ▶ Soporte a la corrección de prácticas
 - ▶ Soporte a la creación de material didáctico
 - ▶ Capacidades para extender el juego de instrucciones y crear nuevas arquitecturas

Disponibilidad




The screenshot shows the CREATOR website interface. At the top, there is a navigation bar with the CREATOR logo and the text 'didactic and generic assembly programming simulator'. Below this, there is a menu with options: 'Introduction', 'Help', 'Supported Browsers', 'Publications', 'Evolution', and 'Authors'. The main content area features the title 'didactic and generic assembly programming simulator' and a blue button labeled 'Access to CREATOR'. Below the title, there is a code editor showing assembly code. At the bottom of the code editor, there is a blue button labeled 'Execute assembly programs'.

<https://creatorsim.github.io>



The screenshot shows the RISC-V Exchange website. At the top, there is a navigation bar with the RISC-V logo and the text 'RISC-V Exchange'. Below this, there is a menu with options: 'About RISC-V', 'Membership', 'RISC-V Exchange', 'Technical', 'News & Events', and 'Community'. The main content area features the title 'RISC-V Exchange' and the text 'The RISC-V Exchange hosts the hardware, software, services, and learning offerings in the RISC-V community. Browse the list or search for an offering below.' There are two buttons: 'SUBMIT AN ITEM' and 'CONTACT US'. Below the main content, there is a search bar and a list of categories: 'Hardware', 'Cores', 'Software', 'Services', and 'Learning'.

- Software
- Software Type
- Accelerated Libraries
 - Accelerated Libraries, Linux, macOS
 - Application Infrastructure
 - Application Infrastructure, Simulators
 - Bootloaders
 - BSD Distro
 - C Compilers and Libraries
 - C compilers and libraries, Compilers and runtimes for other languages
 - Cloud infrastructure
 - Configuration
 - Connectivity management
 - Course materials
 - Debugging
 - Hypervisors
 - IDEs and SDKs
 - ...



The screenshot shows two listings on the RISC-V Exchange. The first listing is for 'CREATOR Simulator' by ARCOS. It includes the organization 'UC3M' and the software type 'Simulators'. The second listing is for 'emmtrix Parallel Studio' by emmtrix Technologies. It includes the organization 'emmtrix Technologies GmbH'.

<https://riscv.org/exchange>



Juego de instrucciones soportado (RV32IMFD)

98 instrucciones y pseudoinstrucciones

[Guía de referencia](#)

- ▶ Transferencia de datos: `li`, `mv`, `lui`
- ▶ Aritméticas y lógicas sobre registros de enteros: `addi`, `add`, `and`, ...
- ▶ Aritméticas sobre números en coma flotante (float y double): `fadd.s`, `fmul.d`, ...
- ▶ Instrucciones de salto (registros enteros): `beq`, `bne`, ...
- ▶ Instrucciones de comparación (enteros y coma flotante): `slt`, `feq.s`, ...
- ▶ Instrucciones de transferencia entre registros enteros y coma flotante: `fmv.w.x`,
- ▶ Llamadas a funciones y llamadas al sistema: `jal`, `jr`, `ecall`
- ▶ Acceso a memoria (enteros y coma flotante): `lb`, `lw`, `flw`, `fsd`, ...
- ▶ Operaciones de conversión (enteros y coma flotante): `fcvt.w.s`, ...
- ▶ Otras:
 - ▶ Clasificación de coma flotante: `fclass.s`, `fclass.d`
 - ▶ Contador de ciclos: `rdcyle`

Registros

Integer Registers	
Register Name	Usage
zero	Constant 0
ra	Return address (routines/functions)
sp	Stack pointer
gp	Global pointer
tp	Thread pointer
t0..t6	Temporary (NOT preserved across calls)
s0..s11	Saved temporary (preserved across calls)
a0, a1	Arguments for functions / return value
a2..a7	Arguments for functions
Floating-point registers	
ft0..ft11	Temporary (NOT preserved across calls)
fs0..fs11	Saved temporary (preserved across calls)
fa0, fa1	Arguments for functions / return value
fa2..fa7	Arguments for functions

Llamadas al sistema

System Calls (ecall)			
Service	Call Code (a7)	Arguments	Result
Print_int	1	a0 = integer	
Print_float	2	fa0 = float	
Print_double	3	fa0 = double	
Print_string	4	a0 = string addr	
Read_int	5		Integer in a0
Read_float	6		Float in fa0
Read_double	7		Double in fa0
Read_string	8	a0 = string addr a1 = length	
Sbrk	9	a0 = length	Address in a0
Exit	10		
Print_char	11	a0 = ASCII code	
Read_char	12		Char in a0

Directivas soportadas

Directivas	Uso
.data	Siguientes elementos van al segmento de dato
.text	Siguientes elementos van al segmento de código
.ascii <i>“tira de caracteres”</i>	Almacena cadena caracteres NO terminada en carácter nulo
.string <i>“tira de caracteres”</i>	Almacena cadena caracteres terminada en carácter nulo
.byte 1, 2, 3	Almacena bytes en memoria consecutivamente
.half 300, 301, 302	Almacena medias palabras en memoria consecutivamente
.word 800000, 800001	Almacena palabras en memoria consecutivamente
.float 1.23, 2.13	Almacena float en memoria consecutivamente
.double 3.0e21	Almacena double en memoria consecutivamente
.zero 10	Reserva un espacio de 10 bytes en el segmento actual
.align <i>n</i>	Alinea el siguiente dato en un límite de 2^n

CREATOR (RISC-V)

CREATOR 3.2

didactic and generic assembly programming simulator




uc3m

Universidad Carlos III de Madrid
Computer Science and Engineering
Department


Configuration

Info



RISC-V (RV32IMFD)

RISC-V is an instruction set architecture (ISA) whose design is based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.



MIPS-32

The MIPS processor was developed by Dr. John Hennessey and his graduate students at Stanford University in the early 1980s. It is currently one of the major processors in the embedded processor market.



Load Architecture

Allows to load the definition of an already created architecture.



New Architecture

Allows you to define an architecture from scratch.



Pantalla inicial

CREATOR 3.2 RISC-V (RV32IMFD)
 didaCtic and geneRic assEmbly progrAMming simulaTOR

ARCOS uc3m Universidad Carlos III de Madrid
 Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation

Signed Unsig. IEEE 754 **Hex.**

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000

Register name representation

Name Alias **All**

Clear Enter



Elección de la arquitectura

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

RISC-V (RV32IMFD)
MIPS-32
New Architecture

Label User Instruction Loaded Instructions

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation
Signed Unsig. IEEE 754 Hex.

Register name representation
Name Alias All

zero x0	00000000	ra x1	FFFFFFFF	sp x2	0FFFFFFC	gp x3	00000000
tp x4	00000000	t0 x5	00000000	t1 x6	00000000	t2 x7	00000000
fp s0 x8	00000000	s1 x9	00000000	a0 x10	00000000	a1 x11	00000000
a2 x12	00000000	a3 x13	00000000	a4 x14	00000000	a5 x15	00000000
a6 x16	00000000	a7 x17	00000000	s2 x18	00000000	s3 x19	00000000
s4 x20	00000000	s5 x21	00000000	s6 x22	00000000	s7 x23	00000000
s8 x24	00000000	s9 x25	00000000	s10 x26	00000000	s11 x27	00000000
t3 x28	00000000	t4 x29	00000000	t5 x30	00000000	t6 x31	00000000

Clear Enter

Elección de la arquitectura

Edición de programas

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture: # Assembly

Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------

Edición de programas

Register value representation: Signed, Unsig., IEEE 754, Hex.

Register name representation: Name, Alias, All

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000

Clear Enter



Control de la ejecución

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture # Assembly

Reset Inst. Run Stop

Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------


Control de la ejecución

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation: Signed, Unsig., IEEE 754, Hex.

Register name representation: Name, Alias, All

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000



Clear Enter



Ejemplos de programas en ensamblador

Examples

CREATOR 3.2 RISC-V
didactic and generic assembly program

Architecture: default uc3m-ec-ag

Examples set available:

- Example 1: Data Storage
- Example 2: ALU operations
- Example 3: Store/Load Data in Memory
- Example 4: FPU operations
- Example 5: Loop
- Example 6: Branch
- Example 7: Loop + Memory
- Example 8: Copy of matrices
- Example 9: I/O Syscalls
- Example 10: I/O Syscalls + Strings
- Example 11: Subroutines
- Example 12: Factorial

ejemplos

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Examples Calculator Configuration Info

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation: Signed, Unsig., IEEE 754, Hex.

Register name representation: Name, Alias, All

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000

Clear Enter



Calculadora de números en coma flotante

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Architecture Configuration Info

Calculator

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation: Signed, Unsig., IEEE 754, Hex. (Hex. selected)

Register name representation: Name, Alias, All (All selected)

zero x0	00000000	ra x1	FFFFFFFF	sp x2	0FFFFFFC	gp x3	00000000
tp x4	00000000	t0 x5	00000000	t1 x6	00000000	t2 x7	00000000
fp s0 x8	00000000	s1 x9	00000000	a0 x10	00000000	a1 x11	00000000
a2 x12	00000000	a3 x13	00000000	a4 x14	00000000	a5 x15	00000000
a6 x16	00000000	a7 x17	00000000	s2 x18	00000000	s3 x19	00000000
s4 x20	00000000	s5 x21	00000000	s6 x22	00000000	s7 x23	00000000
s8 x24	00000000	s9 x25	00000000	s10 x26	00000000	s11 x27	00000000
t3 x28	00000000	t4 x29	00000000	t5 x30	00000000	t6 x31	00000000

Clear Enter

Floating Point Calculator

32 Bits 64 Bits

41840000

0 1000011 000010000000000000000000

$-1^0 *$ $2^{131-127} *$ $0.03125 =$ 16.5

Convert

Configuración

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator

Architecture # Assembly Reset

Break Address Label User Instruction

Configuration

Execution Speed:

Maximum stack values listed:

Execution Autoscroll:

Notification Time:

Instruction Help Size:

Dark Mode:

Debug:



uc3m

Universidad Carlos III de Madrid
Computer Science and Engineering
Department

Calculator

Configuration

Info

FP Registers

Memory

Stats

Energy (CLK Cycles)

representation

Register name representation

sig.

IEEE 754

Hex.

Name

Alias

All

00

ra | x1 FFFFFFFF

sp | x2 0FFFFFFC

gp | x3 00000000

00

t0 | x5 00000000

t1 | x6 00000000

t2 | x7 00000000

000

s1 | x9 00000000

a0 | x10 00000000

a1 | x11 00000000

00

a3 | x13 00000000

a4 | x14 00000000

a5 | x15 00000000

00

a7 | x17 00000000

s2 | x18 00000000

s3 | x19 00000000

00

s5 | x21 00000000

s6 | x22 00000000

s7 | x23 00000000

00

s9 | x25 00000000

s10 | x26 00000000

s11 | x27 00000000

00

t4 | x29 00000000

t5 | x30 00000000

t6 | x31 00000000

Clear

Enter



Configuración

Architecture ▼ # Assembly ⏻ Reset ▶▶ Inst. ▶ Run ■ Stop 📄 Examples 🧮 Calculator ⚙️ Configuration ℹ️ Info



Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation: Signed, Unsig., IEEE 754, **Hex.**

Register name representation: Name, Alias, **All**

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000



🗑️ Clear ↵ Enter



Configuración

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator

Architecture # Assembly Reset Inst.

Break Address Label User Instruction Loaded

Instruction Help

Search instruction

[RISC-V \(RV32IMFD\) Guide](#)

lui
lui rd imm

auipc
auipc rd imm

jal
jal rd imm

jalr
jalr rd imm (rs1)

beq
beq rs1 rs2 imm

bne
bne rs1 rs2 imm

blt
blt rs1 rs2 imm

bge
bge rs1 rs2 imm

bltu
bltu rs1 rs2 imm

bgeu
bgeu rs1 rs2 imm

ARCOS uc3m Universidad Carlos III de Madrid

Computer Science and Engineering Department

Configuration Info

Memory Stats Energy (CLK Cycles)

Register name representation

Name	Alias	All
------	-------	-----

x1 00000000	sp x2 00000000	gp x3 00000000
x5 00000000	t1 x6 00000000	t2 x7 00000000
x9 00000000	a0 x10 00000000	a1 x11 00000000
x13 00000000	a4 x14 00000000	a5 x15 00000000
x17 00000000	s2 x18 00000000	s3 x19 00000000
x21 00000000	s6 x22 00000000	s7 x23 00000000
x25 00000000	s10 x26 00000000	s11 x27 00000000
x29 00000000	t5 x30 00000000	t6 x31 00000000

Clear Enter



Registros enteros

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions	INT Registers	FP Registers	Memory	Stats	Energy (CLK Cycles)
-------	---------	-------	------------------	---------------------	---------------	--------------	--------	-------	---------------------

Register value representation: Signed, Unsig., IEEE 754, Hex.

Register name representation: Name, Alias, All

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000010	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000

Clear Enter



Registros enteros

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator



uc3m

Universidad Carlos III de Madrid
Computer Science and Engineering
Department

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]



Break Address Label User Instruction Loaded Instructions

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Register value representation (circled in red): Signed, Unsig., IEEE 754, Hex. (selected)

Register name representation: Name, Alias, All (selected)

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000010	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000



Clear

Enter



Registros en coma flotante

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------

INT Registers **FP Registers** Memory Stats Energy (CLK Cycles)

Register value representation
Signed Unsig. IEEE 754 **Hex.**

Register name representation
Name Alias All

ft0 f0 0000000000000000	ft1 f1 0000000000000000	ft2 f2 0000000000000000	ft3 f3 0000000000000000
ft4 f4 0000000000000000	ft5 f5 0000000000000000	ft6 f6 0000000000000000	ft7 f7 0000000000000000
fs0 f8 0000000000000000	fs1 f9 0000000000000000	fa0 f10 0000000000000000	fa1 f11 0000000000000000
fa2 f12 0000000000000000	fa3 f13 0000000000000000	fa4 f14 0000000000000000	fa5 f15 0000000000000000
fa6 f16 0000000000000000	fa7 f17 0000000000000000	fs2 f18 0000000000000000	fs3 f19 0000000000000000
fs4 f20 0000000000000000	fs5 f21 0000000000000000	fs6 f22 0000000000000000	fs7 f23 0000000000000000
fs8 f24 0000000000000000	fs9 f25 0000000000000000	fs10 f26 0000000000000000	fs11 f27 0000000000000000
ft8 f28 0000000000000000	ft9 f29 0000000000000000	ft10 f30 0000000000000000	ft11 f31 0000000000000000



Contenido de la memoria

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------

INT Registers FP Registers **Memory** Stats Energy (CLK Cycles)

Main memory segment

Address	Binary	Value
---------	--------	-------

Data Text Stack

Clear Enter



Estadísticas de ejecución

CREATOR 3.2 RISC-V (RV32IMFD)
 didaCtic and geneRiC assEmbly progrAmming simulaTOR

ARCOS uc3m Universidad Carlos III de Madrid
 Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	la t0 max	auipc t0 0x1ff
	0x4			addi t0 t0 0xffc
	0x8		lb t0 0 (t0)	lb t0 0 (t0)
	0xc		li t1 0	addi t1 x0 0
	0x10		li a0 0	addi a0 x0 0
	0x14	while	bge t1 t0 end_while	bge t1 t0 3
	0x18		add a0 a0 t1	add a0 a0 t1
	0x1c		addi t1 t1 1	addi t1 t1 1
	0x20		beq x0 x0 while	beq x0 x0 -4
	0x24	end_while	li a7 1	addi a7 x0 1
	0x28		ecall	ecall

INT Registers FP Registers Memory **Stats** Energy (CLK Cycles)

Stats view
 Graphic Table

Arithmetic floating point - 0
 Arithmetic integer - 25
 Comparison - 0
 Conditional bifurcation - 21
 Control - 0
 Function call - 0
 I/O - 0
 Logic - 0
 Memory access - 1
 Other - 0
 Svscall - 1



Ciclos ejecutados

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator



uc3m


Universidad Carlos III de Madrid
Computer Science and Engineering
Department

Architecture ▼ # Assembly Reset ▶ Inst. ▶ Run ■ Stop

Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	la t0 max	auipc t0 0x1ff
	0x4			addi t0 t0 0xffc
	0x8		lb t0 0 (t0)	lb t0 0 (t0)
	0xc		li t1 0	addi t1 x0 0
	0x10		li a0 0	addi a0 x0 0
	0x14	while	bge t1 t0 end_while	bge t1 t0 3
	0x18		add a0 a0 t1	add a0 a0 t1
	0x1c		addi t1 t1 1	addi t1 t1 1
	0x20		beq x0 x0 while	beq x0 x0 -4
	0x24	end_while	li a7 1	addi a7 x0 1
	0x28		ecall	ecall

INT Registers FP Registers Memory Status Energy (CLK Cycles)



Pantalla

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator



uc3m

Universidad Carlos III de Madrid
Computer Science and Engineering
Department

Architecture | # Assembly | Reset | Inst. | Run | Stop | Examples | Calculator | Configuration | Info



Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------

INT Registers | FP Registers | Memory | Stats | Energy (CLK Cycles)

Main memory segment

Data | Text | Stack

Address	Binary	Value
---------	--------	-------



Clear | Enter



Teclado

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
-------	---------	-------	------------------	---------------------

INT Registers FP Registers **Memory** Stats Energy (CLK Cycles)

Main memory segment

Data Text Stack

Address	Binary	Value
---------	--------	-------

Computer icon [Grey box] Keyboard icon [Red circle]

Clear Enter



Edición de programas en ensamblador

ejemplo

CREATOR 3.2 RISC-V (RV32IMFD)
didaCtic and geneRic assEmbly progrAMming simulaTOR

Architecture [v] Simulator [g] Compile/Linked [→]

Assembly:

```
1  
2 #  
3 # Creator (https://creatorsim.github.io/creator/)  
4 #  
5  
6 .text  
7 main:  
8  
9     li t0 10  
10    li t2 -20  
11  
12    add    t3,t0, t2  
13    mul    t4 t0, t2  
14    div    t5, t0, t2  
15
```

Shortcuts

- Copy [⌘ + c]
- Cut [⌘ + x]
- Paste [⌘ + v]
- Select all [⌘ + a]
- Undo [⌘ + z]
- Redo [⌘ + y]
- Block code comment [⌘ + m]



Compilación

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture Simulator Compile/Linked File

Assembly:

```
1
2 #
3 # Creator (https://creatorsim.github.io/creator/)
4 #
5
6 .text
7 main:
8
9     li t0 10
10    li t2 -20
11
12    add    t3,t0, t2
13    mul    t4 t0, t2
14    div    t5, t0, t2
15
```

Compilation completed successfully



Error de compilación

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture ▼ Simulator

Assembly:

```
1  
2 #  
3 # Creator (https://creatorsim.github.io/creator/)  
4 #  
5  
6 .text  
7 main:  
8  
9     li t0 10  
10    li t2 -20  
11  
12    add t3,t0, t2  
13    mul t4 t0, t2  
14    div ti, t0, t2  
15
```

Assembly Code Error

Code fragment:

```
...  
13     mul t4 t0, t2  
* 14     div ti, t0, t2  
15  
...
```

Error description:
Register 'ti' not found

Paso al simulador

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator

Architecture

⚙️ Simulator

➔ Compile/Linked

File

Assembly:

```
1
2 #
3 # Creator (https://creatorsim.github.io/creator/)
4 #
5
6 .text
7 main:
8
9     li t0 10
10    li t2 -20
11
12    add t3,t0, t2
13    mul t4 t0, t2
14    div t5, t0, t2
15
```



Simulador

ejemplo

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 10	addi t0 x0 10
	0x4		li t2 -20	lui t2 0
	0x8			lui t2 0xFFFF
	0xc			addi t2 t2 0xfec
	0x10		add t3 t0 t2	add t3 t0 t2
	0x14		mul t4 t0 t2	mul t4 t0 t2
	0x18		div t5 t0 t2	div t5 t0 t2

Register value representation: Signed, Unsig., IEEE 754, Hex.

Register name representation: Name, Alias, All

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00000000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000000	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000

Programa escrito (inst. y pseudoinst.)

Programa en memoria (instrucciones máquina)

[Clear] [Enter]



Flujo de ejecución

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture ▾ # Assembly [Reset] [Inst.] [Run] [Stop] [Examples]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 10	addi t0 x0 10
	0x4		li t2 -20	lui t2 0
	0x8			lui t2 0xFFFF Current
	0xc			addi t2 t2 0xfec Next
	0x10		add t3 t0 t2	add t3 t0 t2
	0x14		mul t4 t0 t2	mul t4 t0 t2
	0x18		div t5 t0 t2	div t5 t0 t2



Puntos de ruptura

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture # Assembly Reset Inst. Run Stop Examples

Break	Address	Label	User Instruction	Loaded Instructions	
	0x0	main	li t0 10	addi t0 x0 10	
	0x4		li t2 -20	lui t2 0	
	0x8			lui t2 0FFFFFF	
	0xc			addi t2 t2 0xfec	
	0x10		add t3 t0 t2	add t3 t0 t2	Current
STOP	0x14		mul t4 t0 t2	mul t4 t0 t2	Next
	0x18		div t5 t0 t2	div t5 t0 t2	



Segmento de datos

[ejemplo](#)

Architecture



⚙️ Simulator

➔ Compile/Linked

Assembly:

```
1 .data
2
3     cadena: .string "Hola mundo"
4     A:      .byte 1
5     .align 2
6     N:      .word 64
7     C:      .byte 'a'
8     .align 2
9     F:      .float -12.5
10    D:      .double -12-5
11
12    # int v1[5]={1,2,3,4,5}
13    v1:      .word 1, 2, 3, 4, 5
14
15    #int v2[10]
16    v2:      .zero 40
```



Visualización de datos en memoria

ejemplo

Assembly:

```
1 .data
2
3 cadena: .string "Hola mundo"
4 A: .byte 1
5 .align 2
6 N: .word 64
7 C: .byte 'a'
8 .align 2
9 F: .float -12.5
10 D: .double -12-5
11
12 # int v1[5]={1,2,3,4,5}
13 v1: .word 1, 2, 3, 4, 5
14
15 #int v2[10]
16 v2: .zero 40
```

Main memory segment

Data Text Stack

Address	Binary	Value
0x00200000 - 0x00200003	cadena 48 6F 6C 61	H, o, l, a
0x00200004 - 0x00200007	20 6D 75 6E	, m, u, n
0x00200008 - 0x0020000B	64 6F 00 01	d, o, 0, 1
0x0020000C - 0x0020000F	N 00 00 00 40	64
0x00200010 - 0x00200013	C 61 00 00 00	97
0x00200014 - 0x00200017	F C1 48 00 00	-12.5
0x00200018 - 0x0020001B	D C0 28 00 00	-12-5
0x0020001C - 0x0020001F	00 00 00 00	
0x00200020 - 0x00200023	v1 00 00 00 01	1
0x00200024 - 0x00200027	00 00 00 02	2
0x00200028 - 0x0020002B	00 00 00 03	3
0x0020002C - 0x0020002F	00 00 00 04	4



Visualización de datos en memoria

Assembly:

```
1 .data
2
3 cadena: .string "Hola mundo"
4 A: .byte 1
5 .align 2
6 N: .word 64
7 C: .byte 'a'
8 .align 2
9 F: .float -12.5
10 D: .double -12-5
11
12 # int v1[5]={1,2,3,4,5}
13 v1: .word 1, 2, 3, 4, 5
14
15 #int v2[10]
16 v2: .zero 40
```

Main memory segment

Data Text Stack

Address	Binary	Value
0x0020001C - 0x0020001F	00 00 00 00	
0x00200020 - 0x00200023	00 00 00 01	1
0x00200024 - 0x00200027	00 00 00 02	2
0x00200028 - 0x0020002B	00 00 00 03	3
0x0020002C - 0x0020002F	00 00 00 04	4
0x00200030 - 0x00200033	00 00 00 05	5
0x00200034 - 0x00200037	00 00 00 00	
0x00200038 - 0x0020003B	00 00 00 00	
0x0020003C - 0x0020003F	00 00 00 00	
0x00200040 - 0x00200043	00 00 00 00	
0x00200044 - 0x00200047	00 00 00 00	
0x00200048 - 0x0020004B	00 00 00 00	



Visualización de datos en memoria

Assembly:

```
1 .data
2
3 cadena: .string "Hola mundo"
4 A: .byte 1
5 .align 2
6 N: .word 64
7 C: .byte 'a'
8 .align 2
9 F: .float -12.5
10 D: .double -12-5
11
12 # int v1[5]={1,2,3,4,5}
13 v1: .word 1, 2, 3, 4, 5
14
15 #int v2[10]
16 v2: .zero
```

Select space view: ✕

Signed Integer

Unsigned Integer

Float

Char

Cancel OK

Main memory segment

Data Text Stack

Address	Binary	Value
0x0020001C - 0x0020001F	00 00 00 00	
0x00200020 - 0x00200023	v1 00 00 00 01	1
0x00200024 - 0x00200027	00 00 00 02	2
0x00200028 - 0x0020002B	00 00 00 03	3
0x0020002C - 0x0020002F	00 00 00 04	4
0x00200030 - 0x00200033	00 00 00 05	5
0x00200034 - 0x00200037	v2 00 00 00 00	
0x00200038 - 0x0020003B	00 00 00 00	
0x0020003C - 0x0020003F	00 00 00 00	
0x00200040 - 0x00200043	00 00 00 00	
0x00200044 - 0x00200047	00 00 00 00	
0x00200048 - 0x0020004B	00 00 00 00	



Detección de datos no alineados

[ejemplo](#)

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture [v] Simulator [g]

Assembly:

```
1 .data
2   cadena: .string "Hola Mundo"
3   N1:     .word 0
4   N2:     .word 0
5   N3:     .word 0
6   N4:     .zero 4
```

Assembly Code Error

Code fragment:

```
...
2   cadena: .string "Hola Mundo"
* 3   N1: .word 0
4   N2: .word 0
...
```

Error description:
The data must be aligned

Segmento de datos corregido

[ejemplo](#)

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

Architecture Simulator Compile/Linked File Library

Compilation completed successfully

Assembly:

```
1 .data
2   cadena: .string "Hola Mundo"
3   .align 2
4   N1:     .word 0
5   N2:     .word 0
6   N3:     .word 0
7   N4:     .zero 4
```



Ejemplo. Ejecutar el siguiente programa

[ejemplo](#)

Assembly:

```
1 .data
2     N1: .word 0
3     N2: .word 0
4     N3: .word 0
5     N4: .zero 4
6
7 .text
8     main:
9         li t0, 1
10        la t1, N1
11        sw t0, 0(t1)
12
13        li t0, 2
14        la t1, N2
15        sw t0, 0(t1)
16
17        li t0, -3
18        la t1, N3
19        sw t0, 0(t1)
20
21        li t0, 4
22        la t1, N4
23        sw t0, 0(t1)
```



Ejemplo: antes de la ejecución

Architecture # Assembly Reset Inst. Run Stop Examples Calculator Configuration Info

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 1	addi t0 x0 1 Next
	0x4		la t1 N1	auipc t1 0x1ff
	0x8			addi t1 t1 0xff8
	0xc		sw t0 0 (t1)	sw t0 0 (t1)
	0x10		li t0 2	addi t0 x0 2
	0x14		la t1 N2	auipc t1 0x1ff
	0x18			addi t1 t1 0xfec
	0x1c		sw t0 0 (t1)	sw t0 0 (t1)
	0x20		li t0 -3	lui t0 0
	0x24			lui t0 0xffff
	0x28			addi t0 t0 0xffd
	0x2c		la t1 N3	auipc t1 0x1ff
	0x30			addi t1 t1 0xfd8

INT Registers FP Registers Memory Stats Energy (CLK Cycles)

Main memory segment

Data Text Stack

Address	Binary	Value
0x00200000 - 0x00200003	N1 00 00 00 00	0
0x00200004 - 0x00200007	N2 00 00 00 00	0
0x00200008 - 0x0020000B	N3 00 00 00 00	0
0x0020000C - 0x0020000F	N4 00 00 00 00	0



Ejemplo: después de la ejecución

Architecture ▾
Assembly
Reset
Inst.
Run
Stop
Examples
Calculator
Configuration
Info

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 1	addi t0 x0 1
	0x4		la t1 N1	auipc t1 0x1ff
	0x8			addi t1 t1 0xff8
	0xc		sw t0 0 (t1)	sw t0 0 (t1)
	0x10		li t0 2	addi t0 x0 2
	0x14		la t1 N2	auipc t1 0x1ff
	0x18			addi t1 t1 0xfec
	0x1c		sw t0 0 (t1)	sw t0 0 (t1)
	0x20		li t0 -3	lui t0 0
	0x24			lui t0 0xFFFFF
	0x28			addi t0 t0 0xffd
	0x2c		la t1 N3	auipc t1 0x1ff
	0x30			addi t1 t1 0xfd8

INT Registers
FP Registers
Memory
Stats
Energy (CLK Cycles)

Main memory segment

Data

Text

Stack

Address	Binary	Value	
0x00200000 - 0x00200003	N1 00 00 00 01	1	👁
0x00200004 - 0x00200007	N2 00 00 00 02	2	👁
0x00200008 - 0x0020000B	N3 FF FF FF FD	4294967293	👁
0x0020000C - 0x0020000F	N4 00 00 00 04		👁



Ejemplo: después de la ejecución

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 1	addi t0 x0 1
	0x4		la t1 N1	auipc t1 0x1ff
	0x8			addi t1 t1 0xff8
	0xc		sw t0 0 (t1)	sw t0 0 (t1)
	0x10		li t0 2	addi t0 x0 2
	0x14		la t1 N2	auipc t1 0x1ff
	0x18			addi t1 t1 0xfec
	0x1c		sw t0 0 (t1)	sw t0 0 (t1)
	0x20		li t0 -3	lui t0 0
	0x24			lui t0 0xFFFF
	0x28			addi t0 t0 0xffd
	0x2c		la t1 N3	auipc t1 0x1ff
	0x30			addi t1 t1 0xfd8

INT Registers FP Registers Memory [Stats] [Energy (CLK Cycles)]

Main memory segment

Data Text Stack

Address	Binary	Value
0x00200000 - 0x00200003	N1 00 00 00 01	1
0x00200004 - 0x00200007	N2 00 00 00 02	2
0x00200008 - 0x0020000B	N3 FF FF FF FD	4294967293
0x0020000C - 0x0020000F	N4 00 00 00 04	



Ejemplo: después de la ejecución

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 1	addi t0 x0 1
	0x4		la t1 N1	auipc t1 0x1ff
	0x8			addi t1 t1 0xff8
	0xc		sw t0 0 (t1)	sw t0 0 (t1)
	0x10		li t0 2	addi t0 x0 2
	0x14		la t1 N2	auipc t1 0x1ff
	0x18			addi t1 t1 0xfec
	0x1c		sw t0 0 (t1)	sw t0 0 (t1)
	0x20		li t0 -3	lui t0 0
	0x24			lui t0 0xFFFF
	0x28			addi t0 t0 0xffd
	0x2c		la t1 N3	auipc t1 0x1ff
	0x30			addi t1 t1 0xfd8
	0x34		sw t0 0 (t1)	sw t0 0 (t1)

INT Registers FP Registers **Memory** [Stats] [Energy (CLK Cycles)]

Main memory segment

Data Text Stack

Address	Binary	Value
0x00200000 - 0x00200003	N1 00 00 00 01	1
0x00200004 - 0x00200007	N2 00 00 00 02	2
0x00200008 - 0x0020000B	N3 FF FF FF FD	-3
0x0020000C - 0x0020000F	N4 00 00 00 04	4

Select space view: [X]

- Signed Integer
- Unsigned Integer
- Float
- Char

[Cancel] [OK]



Visualización del segmento de texto Instrucciones y pseudoinstrucciones

ejemplo

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 1	addi t0 x0 1
	0x4		la t1 N1	auipc t1 0x1ff
	0x8			addi t1 t1 0xff8
	0xc		sw t0 0 (t1)	sw t0 0 (t1)
	0x10		li t0 2	addi t0 x0 2
	0x14		la t1 N2	auipc t1 0x1ff
	0x18			addi t1 t1 0xfec
	0x1c		sw t0 0 (t1)	sw t0 0 (t1)
	0x20		li t0 -3	lui t0 0
	0x24			lui t0 0xFFFFF
	0x28			addi t0 t0 0xffd
	0x2c		la t1 N3	auipc t1 0x1ff
	0x30			addi t1 t1 0xfd8
	0x34		sw t0 0 (t1)	sw t0 0 (t1)

Main memory segment			
Data Text Stack			
Address	Binary	Value	
PC →	main	0010 02 93	addi t0 x0 1
gp →	0x00000000 - 0x00000003		
fp →			
0x00000004 - 0x00000007	00 1F F3 17		auipc t1 0x1ff
0x00000008 - 0x0000000B	FF 83 03 13		addi t1 t1 0xff8
0x0000000C - 0x0000000F	00 53 20 23		sw t0 0 (t1)
0x00000010 - 0x00000013	00 20 02 93		addi t0 x0 2
0x00000014 - 0x00000017	00 1F F3 17		auipc t1 0x1ff
0x00000018 - 0x0000001B	FE C3 03 13		addi t1 t1 0xfec
0x0000001C - 0x0000001F	00 53 20 23		sw t0 0 (t1)

Programa escrito (inst. y pseudoinst.)

Programa en memoria (instrucciones máquina)



Visualización del segmento de texto Flujo de ejecución

ejemplo

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	li t0 1	addi t0 x0 1
	0x4		la t1 N1	auipc t1 0x1ff
	0x8			addi t1 t1 0xff8
	0xc		sw t0 0 (t1)	sw t0 0 (t1)
	0x10		li t0 2	addi t0 x0 2
	0x14		la t1 N2	auipc t1 0x1ff Current
	0x18			addi t1 t1 0xfec Next
	0x1c		sw t0 0 (t1)	sw t0 0 (t1)
	0x20		li t0 -3	lui t0 0
	0x24			lui t0 0xFFFFF
	0x28			addi t0 t0 0xffd
	0x2c		la t1 N3	auipc t1 0x1ff
	0x30			addi t1 t1 0xfd8
	0x34		sw t0 0 (t1)	sw t0 0 (t1)

INT Registers | FP Registers | **Memory** | Stats | Energy (CLK Cycles)

Main memory segment

Data | **Text** | Stack

Address	Binary	Value
0x00000008 - 0x0000000B	FF 83 03 13	addi t1 t1 0xff8
0x0000000C - 0x0000000F	00 53 20 23	sw t0 0 (t1)
0x00000010 - 0x00000013	00 20 02 93	addi t0 x0 2
0x00000014 - 0x00000017	00 1F F3 17	auipc t1 0x1ff
PC → 0x00000018 - 0x0000001B	FE C3 03 13	addi t1 t1 0xfec
0x0000001C - 0x0000001F	00 53 20 23	sw t0 0 (t1)
0x00000020 - 0x00000023	00 00 02 B7	lui t0 0
0x00000024 - 0x00000027	FF FF F2 B7	lui t0 0xFFFFF
0x00000028 - 0x0000002B	FF D2 82 93	addi t0 t0 0xffd



Visualización del segmento de texto

Varias funciones

[ejemplo](#)

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator

Architecture



⚙️ Simulator

➔ Compile/Linked

Assembly:

```
1 .text
2   f1:      li a0, 1
3           jr ra
4
5   f2:      li a0, 2
6           jr ra
7
8   f3:      li a0, 3
9           jr ra
10
11
12  main:
13         jal ra, f1
14         jal ra, f2
15         jal ra, f3
```



Visualización del segmento de texto

Varias funciones

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	f1	li a0 1	addi a0 x0 1 Next
	0x4		jr ra	jalr x0 0 (ra)
	0x8	f2	li a0 2	addi a0 x0 2
	0xc		jr ra	jalr x0 0 (ra)
	0x10	f3	li a0 3	addi a0 x0 3
	0x14		jr ra	jalr x0 0 (ra)
	0x18	main	jal ra f1	jal ra 0x0 Current
	0x1c		jal ra f2	jal ra 0x8
	0x20		jal ra f3	jal ra 0x10

INT Registers FP Registers **Memory** [Stats] [Energy (CLK Cycles)]

Main memory segment

Data **Text** Stack

Address	Binary	Value
PC →		
gp →		
fp →		
0x00000000 - 0x00000003	f1 0010 05 13	addi a0 x0 1
0x00000004 - 0x00000007	00 00 80 67	jalr x0 0 (ra)
0x00000008 - 0x0000000B	f2 0020 05 13	addi a0 x0 2
0x0000000C - 0x0000000F	00 00 80 67	jalr x0 0 (ra)
0x00000010 - 0x00000013	f3 0030 05 13	addi a0 x0 3
0x00000014 - 0x00000017	00 00 80 67	jalr x0 0 (ra)
0x00000018 - 0x0000001B	main 0000 00 EF	jal ra 0x0
0x0000001C - 0x0000001F	00 00 80 EF	jal ra 0x8



Llamadas al sistema

ejemplo

CREATOR 3.2 RISC-V (RV32IMFD)

didactic and generic assembly programming simulator

Architecture

Simulator

Compile/Linked

File

Assembly:

```
4
5 .data
6     str_text: .string "Insert a number: "
7     str_result: .string "Result = "
8
9
10
11 .text
12 main:
13     # print "Insert a number: "
14     la a0 str_text
15     li a7 4
16     ecall
17
18     # read int
19     li a7 5
20     ecall
21
22     mv t0, a0
23
24     # print "Insert a number: "
25     la a0 str_text
26     li a7 4
27     ecall
28
29     # read int
30     li a7 5
31     ecall
32     mv t1, a0
33
34     # print "Result = "
35     la a0 str_result
36     li a7 4
37     ecall
```



Llamadas al sistema

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	la a0 str_text	auipc a0 0x1ff
	0x4			addi a0 a0 0xffc
	0x8	li a7 4		addi a7 x0 4
	0xc	ecall		ecall
	0x10	li a7 5		addi a7 x0 5
	0x14	ecall		ecall
	0x18	mv t0 a0		addi t0 a0 0
	0x1c	la a0 str_text		auipc a0 0x1ff
	0x20			addi a0 a0 0xfe0
	0x24	li a7 4		addi a7 x0 4
	0x28	ecall		ecall
	0x2c	li a7 5		addi a7 x0 5
	0x30	ecall		ecall
	0x34	mv t1 a0		addi t1 a0 0

Register value representation: Signed, Unsig., IEEE 754, Hex. Register name representation: Name, Alias, All

zero x0 00000000	ra x1 FFFFFFFF	sp x2 0FFFFFFC	gp x3 00000000
tp x4 00000000	t0 x5 00000000	t1 x6 00000000	t2 x7 00000000
fp s0 x8 00000000	s1 x9 00000000	a0 x10 00200000	a1 x11 00000000
a2 x12 00000000	a3 x13 00000000	a4 x14 00000000	a5 x15 00000000
a6 x16 00000000	a7 x17 00000005	s2 x18 00000000	s3 x19 00000000
s4 x20 00000000	s5 x21 00000000	s6 x22 00000000	s7 x23 00000000
s8 x24 00000000	s9 x25 00000000	s10 x26 00000000	s11 x27 00000000
t3 x28 00000000	t4 x29 00000000	t5 x30 00000000	t6 x31 00000000

Insert a number: [] [Clear] [Enter]



Ejemplo: ejecutar el siguiente programa

ejemplo

Assembly:

```
1 #
2 # Creator (https://creatorsim.github.io/creator/)
3 #
4
5 .data
6
7     string1: .string "Hola Mundo"
8     string2: .zero 32
9
10 .text
11     main:
12         la t0, string1
13         la t1, string2
14
15     loop: lbu     t2, 0(t0)
16           beq     t2, zero, end
17           sb      t2, 0(t1)
18           addi   t0, t0, 1
19           addi   t1, t1, 1
20           j      loop
21
22     end:
23         li a7, 10
24         ecall
```

Main memory segment

Data Text Stack

Address	Binary	Value
0x00200000 - 0x00200003	string1 48 6F 6C 61	H, o, l, a
0x00200004 - 0x00200007	20 4D 75 6E	, M, u, n
0x00200008 - 0x0020000B	string2 64 6F 00 00	d, o, 0
0x0020000C - 0x0020000F	00 00 00 00	
0x00200010 - 0x00200013	00 00 00 00	
0x00200014 - 0x00200017	00 00 00 00	
0x00200018 - 0x0020001B	00 00 00 00	
0x0020001C - 0x0020001F	00 00 00 00	



Ejecución del programa

Architecture ▾
Assembly
Reset
Inst.
Run
Stop
Examples
Calculator
Configuration
Info

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	la t0 string1	auipc t0 0x1ff
	0x4			addi t0 0xffc
	0x8	la t1 string2		auipc t1 0x1ff
	0xc			addi t1 t1 0xfff
	0x10	loop	lbu t2 0 (t0)	lbu t2 0 (t0) Current
	0x14	beq t2 zero end		beq t2 zero 4 Next
	0x18	sb t2 0 (t1)		sb t2 0 (t1)
	0x1c		addi t0 t0 1	addi t0 t0 1
	0x20		addi t1 t1 1	addi t1 t1 1
	0x24		j loop	jal x0 0x10
	0x28	end	li a7 10	addi a7 x0 10
	0x2c		ecall	ecall

INT Registers
FP Registers
Memory
Stats
Energy (CLK Cycles)

Main memory segment

Data
Text
Stack

Address	Binary	Value
0x00000004 - 0x00000007	ff c2 82 83	addi t0 0x1ff
0x00000008 - 0x0000000B	00 1f f3 17	auipc t1 0x1ff
0x0000000C - 0x0000000F	ff f3 03 13	addi t1 t1 0xfff
0x00000010 - 0x00000013	loop 00 02 c3 83	lbu t2 0 (t0) 👁
PC → 0x00000014 - 0x00000017	00 03 82 63	beq t2 zero 4
0x00000018 - 0x0000001B	00 73 00 23	sb t2 0 (t1)
0x0000001C - 0x0000001F	00 12 82 93	addi t0 t0 1
0x00000020 - 0x00000023	00 13 03 13	addi t1 t1 1
0x00000024 - 0x00000027	00 01 00 6f	jal x0 0x10
		end



Ejecución del programa. Bucles

Architecture # Assembly [Reset] [Inst.] [Run] [Stop] [Examples] [Calculator] [Configuration] [Info]

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	main	la t0 string1	auipc t0 0x1ff
	0x4			addi t0 t0 0xffc
	0x8		la t1 string2	auipc t1 0x1ff
	0xc			addi t1 t1 0xffff
	0x10	loop	lbu t2 0 (t0)	lbu t2 0 (t0) Next
	0x14		beq t2 zero end	beq t2 zero 4
	0x18		sb t2 0 (t1)	sb t2 0 (t1)
	0x1c		addi t0 t0 1	addi t0 t0 1
	0x20		addi t1 t1 1	addi t1 t1 1
	0x24		j loop	jal x0 0x10 Current
	0x28	end	li a7 10	addi a7 x0 10
	0x2c		ecall	ecall

INT Registers FP Registers **Memory** Stats Energy (CLK Cycles)

Main memory segment

Data **Text** Stack

Address	Binary	Value
0x00000004 - 0x00000007	FF 02 02 03	addi t0 t0 0x1ff
0x00000008 - 0x0000000B	00 1F F3 17	auipc t1 0x1ff
0x0000000C - 0x0000000F	FF F3 03 13	addi t1 t1 0xffff
PC → 0x00000010 - 0x00000013	00 02 C3 83	lbu t2 0 (t0)
0x00000014 - 0x00000017	00 03 82 63	beq t2 zero 4
0x00000018 - 0x0000001B	00 73 00 23	sb t2 0 (t1)
0x0000001C - 0x0000001F	00 12 82 93	addi t0 t0 1
0x00000020 - 0x00000023	00 13 03 13	addi t1 t1 1
0x00000024 - 0x00000027	00 01 00 6F	jal x0 0x10
		end



Ejemplo de llamadas a funciones anidadas

ejemplo

- ▶ Comprobar el crecimiento de la pila

INT Registers	FP Registers	Memory	Stats	Energy (CLK Cycles)
Main memory segment				
Data	Text	Stack		
Address	Binary	Value		
0x0FFFFFF0 - 0x0FFFFFF3	00 00 00 00	undefined		
sp → 0x0FFFFFF4 - 0x0FFFFFF7	00 00 00 00	undefined		
0x0FFFFFF8 - 0x0FFFFFFB	FF FF FF FF	4294967295		
0x0FFFFFFC - 0x0FFFFFFF	00 00 00 00	00		

Stack memory areas: 🔍

Free stack	Callee: f1	Caller: main	System stack
------------	------------	--------------	--------------



Ejemplo de llamadas a funciones anidadas

ejemplo

- ▶ Comprobar el crecimiento de la pila

The screenshot shows a debugger's memory view with the following components:

- Navigation tabs: INT Registers, FP Registers, **Memory**, Stats, Energy (CLK Cycles).
- Memory segment: Main memory segment, with sub-tabs for Data, Text, and **Stack**.
- Table of memory contents:

Address	Binary	Value
sp → 0x0FFFFFF0 - 0x0FFFFFF3	00 00 00 28	40
0x0FFFFFF7	00 00 00 94	148
0x0FFFFFFB	FF FF FF FF	4294967295
0x0FFFFFFF	00 00 00 00	00

Stack memory areas: 🔍

- Free stack
- Caller: f3
- Caller: f2
- 2
- System stack

Llamadas a funciones

- ▶ Convenio simplificado
 - ▶ La pila no necesita estar alineada a 8 bytes
- ▶ Alerta si se incumple el convenio de paso de parámetros y uso de pila

Integer Registers	
Register Name	Usage
zero	Constant 0
ra	Return address (routines/functions)
sp	Stack pointer
gp	Global pointer
tp	Thread pointer
t0..t6	Temporary (NOT preserved across calls)
s0..s11	Saved temporary (preserved across calls)
a0, a1	Arguments for functions / return value
a2..a7	Arguments for functions
Floating-point registers	
ft0..ft11	Temporary (NOT preserved across calls)
fs0..fs11	Saved temporary (preserved across calls)
fa0, fa1	Arguments for functions / return value
fa2..fa7	Arguments for functions

Detección de errores en el convenio de paso de parámetros

- ▶ Corregir los fallos que aparecen en el ejemplo por un uso incorrecto del convenio de paso de parámetros y uso de pila
- ▶ Modelo simplificado que se utiliza actualmente
 - ▶ La pila no tiene porqué estar alineada a 8

Integer Registers	
Register Name	Usage
zero	Constant 0
ra	Return address (routines/functions)
sp	Stack pointer
gp	Global pointer
tp	Thread pointer
t0..t6	Temporary (NOT preserved across calls)
s0..s11	Saved temporary (preserved across calls)
a0, a1	Arguments for functions / return value
a2..a7	Arguments for functions
Floating-point registers	
ft0..ft11	Temporary (NOT preserved across calls)
fs0..fs11	Saved temporary (preserved across calls)
fa0, fa1	Arguments for functions / return value
fa2..fa7	Arguments for functions

ejemplo

```
.data
.text

max:      addi    sp, sp, -8
          sw     s0, 0(sp)
          mv     s0, a0
          mv     s1, a1
          bge   s0, s1, bigger
          mv     a0, s1
          jr    ra

bigger:   mv     a0, s0
          jr    ra



main:     li     a0, 8
          li     a1, 7
          jal   ra, max

          li     a7, 1
          ecall

          li     a7, 10
          ecall
```

Detección de errores en el convenio de paso de parámetros

► Fallos detectados:



ejemplo

```
.data
.text

max:      addi    sp, sp -8
          sw      s0, 0(sp)
          mv      s0, a0
          mv      s1, a1
          bge    s0, s1, bigger
          mv      a0, s1
          jr     ra

bigger:   mv      a0, s0
          jr     ra

main:    li      a0, 8
          li      a1, 7
          jal    ra, max

          li      a7, 1
          ecall

          li      a7, 10
          ecall
```

Creación de librerías

[ejemplo](#)

Architecture ▾ Simulator Compile/Linked File ▾ Library ▾

Assembly:

```
1 .globl max, min
2
3 .text
4
5
6
7 max:      bge a0, a1, bigger
8           mv a0, a1
9   bigger: jr ra
10
11
12 min:     ble a0, a1, minor
13         mv a0, a1
14   minor: jr ra
15
```



Creación de librerías

Architecture | Simulator | Compile/Linked | File | Library

Assembly:

```
1 .globl max, min
2
3 .text
4
5
6
7 max:      bge a0, a1, bigger
8           mv a0, a1
9   bigger: jr ra
10
11
12 min:     ble a0, a1, minor
13         mv a0, a1
14   minor: jr ra
15
```

Library

- Create
- Load Library
- Remove



Uso de librerías

ejemplo

Architecture | Simulator | Compile/Linked | File | Library

Assembly:

```
1 #
2 # Creator (https://creatorsim.github.io/creator/)
3 #
4
5 .text
6
7 main: li a0, 5
8       li a1, 10
9       jal ra, max
10      li a7, 1
11      ecall
12
13      li a0, '\n'
14      li a7, 11
15      ecall
16
17      li a0, 5
18      li a1, 10
19      jal ra, min
20      li a7, 1
21      ecall
22
23      li a0, '\n'
24      li a7, 11
25      ecall
```

+ Create
Load Library
Remove

Llamadas



Librería cargada

Architecture ▾ Simulator Compile/Linked File ▾ Library ▾ Configuration Info

Assembly:

```
1 #
2 # Creator (https://creatorsim.github.io/creator/)
3 #
4
5 .text
6
7     main:  li a0, 5
8           li a1, 10
9           jal ra, max
10          li a7, 1
11          ecall
12
13          li a0, '\n'
14          li a7, 11
15          ecall
16
17          li a0, 5
18          li a1, 10
19          jal ra, min
20          li a7, 1
21          ecall
22
23          li a0, '\n'
24          li a7, 11
25          ecall
26
27
28
29
```

Library tags:

- max
- min



Uso de librerías

Architecture ▾
Assembly
Reset
▶▶ Inst.
▶ Run
■ Stop
Examples
Calculator
Configuration
Info

Break	Address	Label	User Instruction	Loaded Instructions
	0x0	max	<<Hidden>>	<<Hidden>>
	0xc	min	<<Hidden>>	<<Hidden>>
	0x18	main	li a0 5	addi a0 x0 5 Next
	0x1c		li a1 10	addi a1 x0 10
	0x20		jal ra max	jal ra 0x0
	0x24		li a7 1	addi a7 x0 1
	0x28		ecall	ecall
	0x2c		li a0 10	addi a0 x0 10
	0x30		li a7 11	addi a7 x0 11
	0x34		ecall	ecall

INT Registers
FP Registers
Memory
Stats
Energy (CLK Cycles)

Main memory segment

Data
Text
Stack

	Address	Binary	Value
gp →	0x00000000 -	max 0100 B5	0
fp →	0x00000003	50	
	0x00000004 -	00 05 85 13	
	0x00000007		
	0x00000008 -	00 00 80 67	*****
	0x0000000B		
	0x0000000C -	min 0100 A5	0
	0x0000000F	D0	




Errores en tiempo de ejecución

- ▶ Programa sin función main
- ▶ Puntero de pila (sp) apunta al segmento de datos o de texto
- ▶ Escritura en el segmento de texto
- ▶ Acceso a una posición de memoria no alineada

Caché del navegador para recuperación de errores

- ▶ El programa que se está editando se guarda en la caché del navegador cada vez que se compila
- ▶ Si el navegador falla se puede recuperar el programa al volverlo a cargar



Contenido (RISC-V)

- ▶ Juego de instrucciones soportado
- ▶ Visión del estudiante:
 - ▶ Características del entorno
 - ▶ Edición y compilación de programas
 - ▶ Ejecución y depuración de programas
 - ▶ Bibliotecas de funciones
 - ▶ Facilidades para entender el empleo de funciones y uso de pila
- ▶ **Visión del profesor:**
 - ▶ Soporte a la corrección de prácticas
 - ▶ Soporte a la creación de material didáctico
 - ▶ Capacidades para extender el juego de instrucciones y crear nuevas arquitecturas

Soporte a la corrección de prácticas

- ▶ Ejecución en línea de comandos
- ▶ Prerrequisitos:
 - ▶ Linux, node.js y npm
- ▶ Pasos:
 - ▶ Descargar el repositorio:
 - ▶ `git clone https://github.com/creatorsim/creator.git`
 - ▶ `cd creator`
 - ▶ Instalar los paquetes:
 - ▶ `npm install terser jshint colors yargs readline-sync`

Compilación y ejecución de un programa

▶ ./creator.sh -h

```
CREATOR
-----
version: 3.2
website: https://creatorsim.github.io/

Usage: creator.sh -a <file name> -s <file name>
Usage: creator.sh -h

Options:
  --version          Show version number [boolean]
  -a, --architecture Architecture file [string] [required] [default: ""]
  -s, --assembly     Assembly file [string] [required] [default: ""]
  -d, --directory    Assemblies directory [string] [default: ""]
  -l, --library       Assembly library file [string] [default: ""]
  -r, --result        Result file to compare with [string] [default: ""]
  --describe         Help on element [string] [default: ""]
  --maxins           Maximum number of instructions to be executed
                    [string] [default: "1000000"]
  -o, --output        Define output format [string] [default: "normal"]
  --color            Colored output [boolean] [default: false]
  -h, --help          Show help [boolean]
```

Examples:
./creator.sh To show examples._



Ejecución de un programa

- ▶ `./creator.sh -a architecture/RISC_V_RV32IMFD.json -s ./factorial.s`

```
CREATOR
-----
version: 3.2
website: https://creatorsim.github.io/

[./factorial.s]
120
[Architecture] Architecture 'architecture/RISC_V_RV32IMFD.json' loaded successfully.
[Library] Without library
[Compile] Code './factorial.s' compiled successfully.
[Execute] Executed successfully.
[FinalState] cr[PC]:0x18; ir[ra,x1]:0x8; ir[t0,x5]:0x2; ir[t1,x6]:0x5; ir[a0,x10]:0x78; ir[a7,x17]:0xa; keyboard[0x0]:'';
display[0x0]:'120';
```


Ejecución de un programa y comprobación de resultados

- ▶ Podemos comparar la salida con un resultado de referencia
- ▶ Ejemplo de resultado de referencia para comparar solo la salida:

referencia.txt

```
display[0x0]: '120';
```

- ▶ Ejecución y comparación con salida de referencia:
 - ▶ `./creator.sh -a architecture/RISC_V_RV32IMFD.json -s ./factorial.s -r referencia.txt`

Ejemplo de salida correcta

- ▶ `./creator.sh -a architecture/ RISC_V_RV32IMFD.json -s factorial.s -r referencia.txt`

```
CREATOR
```

```
-----
```

```
version: 3.2
```

```
website: https://creatorsim.github.io/
```

```
[./factorial.s]
```

```
120
```

```
[Architecture] Architecture 'architecture/RISC_V_RV32IMFD.json' loaded successfully.
```

```
[Library] Without library
```

```
[Compile] Code './factorial.s' compiled successfully.
```

```
[Execute] Executed successfully.
```

```
[State] Equals
```

```
-
```

Ejemplo de salida incorrecta

- ▶ `./creator.sh -a architecture/ RISC_V_RV32IMFD.json -s factorial.s -r referencia.txt`

```
CREATOR
```

```
-----  
version: 3.2  
website: https://creatorsim.github.io/
```

```
[./factorial.s]
```

```
808
```

```
[Architecture] Architecture 'architecture/RISC_V_RV32IMFD.json' loaded successfully.
```

```
[Library] Without library
```

```
[Compile] Code './factorial.s' compiled successfully.
```

```
[Execute] Executed successfully.
```

```
[State] Different: display[0x0]='120' is ='808'.
```

Ayuda a la creación de materiales docentes

Architecture ▾ Simulator Compile/Linked File ▾

Assembly:

```
1
2 #
3 # Creator (https://creatorsim.github.io/creator/)
4 #
5
6 # Sum of the first 10 numbers from 0 to 9
7 .data
8     max: .byte 10
9
10 .text
11 main:    la    t0 max
12         lb    t0 0 (t0)
13         li    t1 0
14         li    a0 0
15 while:   bge   t1 t0 end_while
16         add   a0 a0 t1
17         addi  t1 t1 1
18         beq   x0 x0 while
19
20 end_while: li a7 1
21         ecall # print_int
22
```

New
Load
Save
Examples
Get code as URI



Ayuda a la creación de materiales docentes

Architecture | Simulator | Compile/Linked | File

Assembly:

```
1
2 #
3 # Creator (https://creatorsim.github.io/creator/)
4 #
5
6 # Sum of the first 10 numbers from 0 to 9
7 .data
8     max: .byte 10
9
10 .text
11 main:    la    t0 max
12         lb    t0 0 (t0)
13         li    t1 0
14         li    a0 0
15
16 while:   bge   t1 t0 end_while
17         add  a0 a0 t1
18         addi t1 t1 1
19         beq  x0 x0 while
20
21 end_while: li a7 1
22         ecall # print_int
```

New
Load
Save
Examples
Get code as URI

URI

```
https://creatorsim.github.io/creator/?architecture=RISC-
V%20(RV32IMFD)&asm=%0A%23%0A%23%20Creator%20(
https%3A%2F%2Fcreatorsim.github.io%2Fcreator%2F)%0A
%23%0A%0A%23%20Sum%20of%20the%20first%2010%2
0numbers%20from%200%20to%209%0A.data%0A%09max
```

Copy

[enlace](#)



Capacidades para extender el juego de instrucciones y crear nuevas arquitecturas

Architecture Info Memory Layout Register File Instructions Pseudoinstructions Directives

Architecture general information:

Field	Value	Actions
Name	RISC-V (RV32IMFD)	
Bits	32	Edit Reset
Data Format	Big Endian	Edit Reset
Memory Alignment	Enabled	Edit Reset
Main Function	main	Edit Reset
Passing Convention	Enabled	Edit Reset
Sensitive Register Name	Enabled	Edit Reset



Ejemplo de definición de una instrucción (addi)

CREATOR 3.2 RISC-V (RV32IMFD)
 didaCtic and geneRic assEmbly progrAmming simulaTOR

ARCOS uc3m Universidad Carlos III de Madrid
 Computer Science and Engineering Department

Assembly Simulator Save Configuration Info

Architecture Info Memory Layout Register File **Instructions** Pseudoinstructions Directives

Instruction set:
 + New instruction Reset Instructions

Name	Co	Extended CO	Nwords	Instruction syntax	Properties	Power Consumption	Fields	Definition	Actions
addi	0010011	000	1	addi rd rs1 inm addi,INT-Reg,INT-Reg,inm-signed		1	View Fields	rd = rs1 + inm;	Edit Delete



Ejemplo de definición de una instrucción (addi)

Edit addi ✕

Name:
 ✓

Type:
 ✓ ▾

Number of Words:
 ✓

CLK Cycles:
 ✓


Number of fields: (Including co and cop)
 ✓

Properties:
 Enter Subrutine Exit Subrutine

[Principal](#) [Fields](#) [Syntax](#) [Definition](#) [Help](#) > »



Ejemplo de definición de una instrucción (addi)



Edit addi ×

	Name:	Type	Break	Start Bit	End Bit	
Field 0	addi	co		6 ✓	0 ✓	0010011 ✓
Field 1	inm ✓	inm-sign ✓	<input type="checkbox"/>	31 ✓	20 ✓	
Field 2	rs1 ✓	INT-Reg ✓		19 ✓	15 ✓	
Field 3	rd ✓	INT-Reg ✓		11 ✓	7 ✓	
Field 4	cop ✓	cop ✓		14 ✓	12 ✓	000 ✓

código de operación

« < Principal **Fields** Syntax Definition Help > »

Cancel Save



Ejemplo de definición de una instrucción (addi)

Edit addi ✕

Instruction Syntax Definition:

✓

Detailed Syntax:

Instruction Syntax:

« < Principal Fields **Syntax** Definition Help > »

Ejemplo de definición de una instrucción (addi)

Edit addi ✕

Assembly Definition:

```
rd = rs1 + inm;
```

« < Principal Fields Syntax **Definition** Help > »

Cancel **Save**

Ejemplo de definición de una instrucción (addi)

Edit addi



Assembly help:

Example: `reg1=reg2+reg3`

« < Principal Fields Syntax Definition Help

Cancel

Save



Creación de una nueva pseudoinstrucción

▶ Ejemplo:

- ▶ `bltz rs1, offset` if ($rs1 < 0$) $PC = PC + offset$
- ▶ Se expande a: `blt rs1, zero, offset`

The screenshot shows the ARCOS simulator interface. On the left, a dropdown menu for 'Architecture' is open, showing 'RISC-V (RV32IMFD)', 'MIPS-32', and 'New Architecture'. A red arrow points from this menu to the 'Pseudoinstructions' tab in the main window. The main window has a top bar with '# Assembly', 'Simulator', and 'Save' buttons. Below the top bar are tabs for 'Architecture Info', 'Memory Layout', 'Register File', 'Instructions', 'Pseudoinstructions', and 'Directives'. The 'Pseudoinstructions' tab is active, displaying 'Architecture general information:' and a table with the following data:

Field	Value	Actions
Name	RISC-V (RV32IMFD)	
Bits	32	Edit Reset
Data Format	Big Endian	Edit Reset
Memory Alignment	Enabled	Edit Reset
Main Function	main	Edit Reset
Passing Convention	Enabled	Edit Reset
Sensitive Register Name	Enabled	Edit Reset

Creación de una nueva pseudoinstrucción

New Pseudoinstruction ✕

Name:
 ✓

Number of Words:
 ✓

Number of fields:
 ✓

Principal Fields Syntax Definition Help > »

Creación de una nueva pseudoinstrucción

New Pseudoinstruction ✕

	Name:	Type
Field 0	<input type="text" value="rs1"/> ✓	<input type="text" value="INT-Reg"/> ✓ ▾
Field 1	<input type="text" value="offset"/> ✓	<input type="text" value="inm-signed"/> ✓ ▾

« < Principal **Fields** Syntax Definition Help > »

Creación de una nueva pseudoinstrucción

New Pseudoinstruction ✕

Pseudoinstruction Syntax Definition:

✓

Detailed Syntax:

Pseudoinstruction Syntax:

« < Principal Fields **Syntax** Definition Help > »

Creación de una nueva pseudoinstrucción

Edit bltz rs1 offset ×

Pseudoinstruction Definition:

```
blt rs1, zero, offset;
```

Pseudoinstruction Definition

✓

« < Principal Fields Syntax Definition Help > »

Cancel Save

Creación de una nueva pseudoinstrucción

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Assembly Simulator **Save** Configuration Info

Architecture Info Memory Layout Register File Instructions **Pseudoinstructions** Directives

Architecture general information:

Field	Value	Actions
Name	RISC-V (RV32IMFD)	<input type="button" value="Edit"/> <input type="button" value="Reset"/>
Bits	32	<input type="button" value="Edit"/> <input type="button" value="Reset"/>
Data Format	Big Endian	<input type="button" value="Edit"/> <input type="button" value="Reset"/>
Memory Alignment	Enabled	<input type="button" value="Edit"/> <input type="button" value="Reset"/>
Main Function	main	<input type="button" value="Edit"/> <input type="button" value="Reset"/>
Passing Convention	Enabled	<input type="button" value="Edit"/> <input type="button" value="Reset"/>
Sensitive Register Name	Enabled	<input type="button" value="Edit"/> <input type="button" value="Reset"/>


Creación de una nueva instrucción

- ▶ Ejemplo: `fmadd.s rd, rs1, rs2, rs3`

fmadd.s rd, rs1, rs2, rs3 $f[rd] = f[rs1] \times f[rs2] + f[rs3]$

Floating-point Fused Multiply-Add, Single-Precision. Tipo R4, RV32F y RV64F.

Multiplica los números de punto flotante de precisión simple en $f[rs1]$ y $f[rs2]$, suma el producto sin redondear al número de punto flotante de precisión simple en $f[rs3]$, y escribe el resultado redondeado de precisión simple en $f[rd]$.



Creación de una nueva instrucción

CREATOR 3.2 RISC-V (RV32IMFD)
 didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
 Computer Science and Engineering Department

Assembly Simulator Save Configuration Info

Architecture Info Memory Layout Register File Instructions Pseudoinstructions Directives

Instruction set:
 + New instruction Reset Instructions

Name	CO	Extended CO	Nwords	Instruction syntax	Properties	Power Consumption	Fields	Definition	Actions
jalr	1100111	000	1	jalr rd inm (rs1) jalr,INT-Reg,inm-signed,(INT-Reg)	exit_subroutine	1	View Fields	PC = (rs1+inm)&~1; capi_callconv_end(); capi_drawstack_end(PC);	Edit Delete
beq	1100011	000	1	beq rs1 rs2 inm beq,INT-Reg,INT-Reg,offset_words		1	View Fields	if (rs1 == rs2) PC = PC + ((inm << 16) >> 14);	Edit Delete
bne	1100011	001	1	bne rs1 rs2 inm bne,INT-Reg,INT-Reg,offset_words		1	View Fields	if (rs1 != rs2) PC = PC + ((inm << 16) >> 14);	Edit Delete
blt	1100011	100	1	blt rs1 rs2 inm blt,INT-Reg,INT-Reg,offset_words		1	View Fields	if (capi_uint2int(rs1) < capi_uint2int(rs2)) PC = PC + ((inm << 16) >> 14);	Edit Delete
bge	1100011	101	1	bge rs1 rs2 inm bge,INT-Reg,INT-Reg,offset_words		1	View Fields	if (capi_uint2int(rs1) >= capi_uint2int(rs2)) PC = PC + ((inm << 16) >> 14);	Edit Delete



Nueva instrucción: fmadd.s

New Instruction ✕

Name:
 ✓

Type:
 ✓ ▾

Number of Words:
 ✓

CLK Cycles:
 ✓


Number of fields: (Including co and cop)
 ✓

Properties:
 Enter Subrutine Exit Subrutine



Principal Fields Syntax Definition Help > »

Cancel Save

fmadd.s rd, rs1, rs2, rs3 $f[rd] = f[rs1] \times f[rs2] + f[rs3]$
Floating-point Fused Multiply-Add, Single-Precision. Tipo R4, RV32F y RV64F.
Multiplica los números de punto flotante de precisión simple en f[rs1] y f[rs2], suma el producto sin redondear al número de punto flotante de precisión simple en f[rs3], y escribe el resultado redondeado de precisión simple en f[rd].



Nueva instrucción: fmadd.s



Edit fmadd.s


Name:	Type	Break	Start Bit	End Bit	
Field 0	fmadd.s	co	6	0	1000011
Field 1	rd	SFP-Reg	11	7	
Field 2	rs1	SFP-Reg	19	15	
Field 3	rs2	SFP-Reg	24	20	
Field 4	co	cop	26	25	00
Field 5	rs3	SFP-Reg	31	27	

« < Principal Fields Syntax Definition Help > »

Cancel Save



Nueva instrucción: fmadd.s



Edit fmadd.s



Instruction Syntax Definition:

F0 F1 F2 F3 F5



Detailed Syntax:

fmadd.s,SFP-Reg,SFP-Reg,SFP-Reg,SFP-Reg

Instruction Syntax:

fmadd.s rd rs1 rs2 rs3

« < Principal Fields **Syntax** Definition Help > »

Cancel

Save



Nueva instrucción: `fmadd.s`

New Instruction



Assembly Definition:

```
rd=rs1*rs2+rs3;
```



Instruction Definition

- «
- <
- Principal
- Fields
- Syntax
- Definition
- Help
- >
- »

fmadd.s rd, rs1, rs2, rs3 $f[rd] = f[rs1] \times f[rs2] + f[rs3]$
Floating-point Fused Multiply-Add, Single-Precision. Tipo R4, RV32F y RV64F.
Multiplica los números de punto flotante de precisión simple en $f[rs1]$ y $f[rs2]$, suma el producto sin redondear al número de punto flotante de precisión simple en $f[rs3]$, y escribe el resultado redondeado de precisión simple en $f[rd]$.

31	27	26	25	24	20	19	15	14	12	11	7	6	0
rs3	00	rs2	rs1	rm	rd	1000011							

Cancel

Save



Creación de una nueva instrucción

2 de 3 coincidencias Contiene Q fmaddd |< > | Aceptar

CREATOR 3.2 RISC-V (RV32IMFD)
didactic and generic assembly programming simulator

ARCOS uc3m Universidad Carlos III de Madrid
Computer Science and Engineering Department

Assembly Simulator Save Configuration Info


Architecture Info Memory Layout Register File Instructions Pseudoinstructions Directives

Instruction set:
New instruction Reset Instructions

Name	Co	Extended CO	Nwords	Instruction syntax	Properties	Power Consumption	Fields	Definition	Actions
fcvt.wu.d	1010011	110000100001	1	fcvt.wu.d rd rs1 fcvt.wu.d,INT-Reg,DFP-Reg		1	View Fields	rd = capi_int2uint(parseInt(rs1));	Edit Delete
fcvt.d.w	1010011	110100100000	1	fcvt.d.w rd rs1 fcvt.d.w,DFP-Reg,INT-Reg		1	View Fields	rd = parseFloat(rs1);	Edit Delete
fcvt.d.wu	1010011	110100100001	1	fcvt.d.wu rd rs1 fcvt.d.wu,DFP-Reg,INT-Reg		1	View Fields	rd = capi_int2uint(parseFloat(rs1));	Edit Delete
ecall	000000	001100	1	ecall ecall		1	View Fields	switch(a7){ case 1: capi_print_int('a0'); break;	Edit Delete



Nueva arquitectura



The screenshot shows the CREATOR 3.2 web interface. The browser address bar is `creatorsim.github.io`. The page title is "CREATOR 3.2" with the subtitle "didactic and generic assembly programming simulator". The header includes the ARCOS logo and the UC3M logo (Universidad Carlos III de Madrid, Computer Science and Engineering Department). There are buttons for "Configuration" and "Info".

The main content area displays three architecture cards and two action buttons:

- RISC-V (RV32IMFD)**: RISC-V is an instruction set architecture (ISA) whose design is based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.
- MIPS-32**: The MIPS processor was developed by Dr. John Hennessey and his graduate students at Stanford University in the early 1980s. It is currently one of the major processors in the embedded processor market.
- RISC-V (2)**: Includes a "Delete" button.
- Load Architecture**: Allows to load the definition of an already created architecture. (Icon: square with an upward arrow)
- New Architecture**: Allows you to define an architecture from scratch. (Icon: square with a plus sign)



Ejemplo

[ejemplo](#)

Assembly:

```
1 .data
2
3     a: .float 4
4     b: .float 5.5
5     c: .float 2.3
6
7 .text
8
9 main:
10    li t0, a
11    flw ft1, 0(t0)
12
13    li t0, b
14    flw ft2, 0(t0)
15
16    li t0, c
17    flw ft3, 0(t0)
18
19    fmadd.s fa0, ft1, ft2, ft3
20
21    li a7, 2
22    ecall
```

API para la definición de instrucciones

- ▶ [API de ayuda](#) para definición de instrucciones

- ▶ Instrucción: `lw rd inm (rs1)`

- ▶ Definición:

```
var addr = capi_int2uint(rs1)+inm;  
rd = capi_mem_read(addr, 'w', rd_name);
```

- ▶ Instrucción: `sb rd inm (rs1)`

- ▶ Definición:

```
capi_mem_write(rs1+inm, rd, 'b', rs2_name);
```

Extensiones futuras

- ▶ Simulador de caché
- ▶ Registros e instrucciones vectoriales
- ▶ Simulador de pipeline
- ▶

Otro simulador: WepSim

The Web Elemental Processor SIMulator

Link to WepSIM

WepSIM 1.9.2

Configuration MicroCode Assembly Examples Help WepSIM (EP)

Processor Assembly Debugger

WepSIM comes with several examples...

<https://wepsim.github.io>





WepSim

WepSIM 2.2.1

MicroCode Assembly processor: Examples Help details: Configuration Actions

Processor Assembly Debugger quick config: States CPU Registers



Reset μInstruction Instruction Run

States CPU Registers

quick config:

IR_DECO 00000000

IR	00000000	PC	00008000	MAR	00000000	MBR	00000000
RT1	00000000	RT2	00000000	RT3	00000000	SR	00000000
μADDR	00000000						

R0	00000000	R1	00000000	R2	00000000	R3	00000000
R4	00000000	R5	00000000	R6	00000000	R7	00000000
R8	00000000	R9	00000000	R10	00000000	R11	00000000
R12	00000000	R13	00000000	R14	00000000	R15	00000000
R16	00000000	R17	00000000	R18	00000000	R19	00000000
R20	00000000	R21	00000000	R22	00000000	R23	00000000
R24	00000000	R25	00000000	R26	00000000	R27	00000000
R28	00000000	R29	00100000	R30	00000000	R31	00000000



Ejemplos de juegos de instrucciones

WepSIM 2.2.1

MicroCode Assembly processor: Examples Help details:

Processor

Assembly Debug

- RISC-V
- RISC-V-Instructive
- RISC-V-AulaGlobal
- MIPS
- MIPS-Instructive
- MIPS-OCW
- ARM
- Z80

Reset

States

R0 00000000

R1 00000000

R2 00000000

R3 00000000

R4 00000000

R5 00000000

R6 00000000

R7 00000000

R8 00000000

R9 00000000

R10 00000000

R11 00000000

R12 00000000

R13 00000000

R14 00000000

R15 00000000

R16 00000000

R17 00000000

R18 00000000



Ejecución de un programa (ensamblador)

WepSIM 2.2.1 ARCOS uc3m Universidad Carlos III de Madrid
Departamento de Informática

MicroCode **Assembly** processor: Examples Help details: Configuration Actions

Processor Assembly Debugger

labels	address	breakpoint	content	assembly	pseudoinstructions
.text	0x8004	0x59420000	sw a0 0 (sp)	sw a0 0 (sp)	
	0x8008	0x15600000	lui a1 0x0	li a1 0	
	0x800c	0x696b0000	addu a1 a1 0x0		
b1	0x8010	0x2540000c	beq a0 zero f1	beqz a0 f1	
	0x8014	0x8d6b5000	add a1 a1 a0	add a1 a1 a0	
	0x8018	0x654a0fff	addi a0 a0 -1	addi a0 a0 -1	
	0x801c	0x2400fff0	beq zero zero b1	beq zero zero b1	
f1	0x8020	0x45420000	lw a0 0 (sp)	lw a0 0 (sp)	
	0x8024	0x64420004	addi sp sp 4	addi sp sp 4	
	0x8028	0x20010000	jalr zero ra 0	jr ra	
main	0x802c	0x64420ffc	addi sp sp -4	addi sp sp -4	
	0x8030	0x58220000	sw ra 0 (sp)	sw ra 0 (sp)	
	0x8034	0x15400000	lui a0 0x0	li a0 2	
	0x8038	0x694a0002	addu a0 a0 0x2		
	0x803c	0x1c2fffc0	jal ra accu	jal ra accu	
	0x8040	0x44220000	lw ra 0 (sp)	lw ra 0 (sp)	
	0x8044	0x64420004	addi sp sp 4	addi sp sp 4	
	0x8048	0x20010000	jalr zero ra 0	jr ra	

Reset μInstruction Instruction Run

States CPU Registers

quick config:



IR_DECO 00000000		
IR 00000000	PC 0000802c	MAR 00000000
MBR 00000000	RT1 00000000	RT2 00000000
RT3 00000000	SR 00000000	μADDR 00000000
R0 00000000	R1 00000000	R2 00100000
R3 00000000	R4 00000000	R5 00000000
R6 00000000	R7 00000000	R8 00000000
R9 00000000	R10 00000000	R11 00000000
R12 00000000	R13 00000000	R14 00000000
R15 00000000	R16 00000000	R17 00000000
R18 00000000	R19 00000000	R20 00000000
R21 00000000	R22 00000000	R23 00000000
R24 00000000	R25 00000000	R26 00000000
R27 00000000	R28 00000000	R29 00000000
R30 00000000		R31 00000000

Ejecución del programa (procesador)

MicroCode
Assembly
processor:
Examples
Help
detail

Processor
Assembly Debugger

quick config: 



XIII Seminario de Invierno CAPAP-H, Almería, 1, 2 y 3 de febrero de 2023

CREATOR como herramienta docente para la enseñanza de la programación en ensamblador con RISC V

Félix García Carballeira
felix.garcia@uc3m.es